		9 (modified)	Atty. Dkt. No.	M#	Client Ref.		
To: U.S. Department of Commerce (PW FORM PA)-1449)				2			6
Pa	atent and T	Frademark Office		e all regions to	9		•
				282792	HD-1049	9/US	
	RMATIC	ON DISCLOSURE STATEMENT	Applicant	t: SHIN			
DI A	PPLICA	NI	Appln. No	o.: New			
				te: December 31, 2001			
Date:	Decembe	er 31, 2001 Page 1 of 1			Art Unit:	Unassigr	ned
OTHE	R (Includ	ing in this order Author, Title, Periodical Name, Dat	e, Pertiner	nt Pages, etc.)		• ≡	Ī
M) AR	H. Koga et al., "Two-Dimensional Borderless Contact Pad Te Cell," @1997 IEEE, pp. 2.1.1-2.1.3	chnology for	a 0.135µm² 4-Gigabit DRAM		7	
	BR	Y. Mitani et al., "Buried Source and Drain (BSD) Structure for Deposition of Highly Soped Amorphous Silicon," 1996 Sympo Technical Papers, ©1996 IEEE, pp. 176-177.				/0320	317
	CR	 	gineered Elevated Source/Drain by Selective Si Epitaxy for 0.35 Micron 992 IEEE, pp. 33.7.1-33.7.4.				122
	DR						
	ER	K. Miyano et al., "Facet-Free Si Selective Epitaxial Growth Ad MOSFETs with Narrow STI," Extended Abstracts of the 1998 Devices and Materials, Hiroshima, Japan 1998, pp. 420-421.					
	FR	J. Lee et al., "Strained Growth Behavior of Selective Silicon E Korean Physical Society, Vol. 33, Nov. 1998, pp. S302-S304.	pitaxy in Con	fined Structures," Journal of			
	GR	T. Ohguro et al., "0.15- m Buried-Channel p-MOFSET's with UIEEE Transactions on Electron Devices, Vol. 45, No. 3, March	d-Channel p-MOFSET's with Ultrathin Boron-Doped Epitaxial Si Layer," Devices, Vol. 45, No. 3, March 1998, pp. 717-721.				
	HR	T. Ohguro et al., "Undoped Epitaxial Si Channel n-MOFSET Grown by UHV-CVD with Preheating," IEEE Transactions on Electron Devices, Vol. 45, No. 3, March 1998, pp. 710-716.					
	IR	K. Noda et al., "A_0.1-µm Delta-Doped MOSFET Fabricated v Selective Epitaxy," IEEE Transactions on Electron Devices, V					
	JR	J. Sun et al., "A Comparative Study of n*/p Junction Formation Source/Drain Metal Oxide Semiconductor Field Effect Transis 10, October 1997, pp. 3659-3664.					
	KR	J. Sun, et al., "The Effect of Elevated Source/Drain Doping Pr Deep Submicron MOSFET's," IEEE Transactions on Electron pp. 1491-1498.					
	LR	S. Yamakawa, et al., "Drivability Improvement on Deep-Subm Source/Drain Regions," IEEE Electron Device Letters, Vol. 20					
	MR	A. Asenov et al., "Supression of Random Dopant-Induced Thr μm MOSFET's with Epitaxial and δ-Doped Channels," IEEE T No. 8, August 1999, pp. 1718-1724		9			
	NR	H. Hada et al., "A Self-Aligned Contact Technology Using Anis Giga-Bit DRAMs," IEDM-95-665, ©1995 IEEE, pp. 27.4.1-27.4		lective Epitaxial Silicon for			
	OR	H. Koga, et al., "A 0.23μm² Double Self-Aligned Contact Cell f Vertical Epitaxial Si Pad," IEDM 96-589, ©1996 IEEE, pp. 22.	-	RAMs With a Ge-Added			
	PR	H. Sayama et al., "Low Resistance Co-Salicided 0.1µm CMOS 4-930813-94-9/99, 4 pages	S Technology	/ Using Selective Si Growth,"			
	QR	T. Tanaka et al., "Channel Engineering Using B ₁₀ H ₁₄ Ion Impla Immunity of Buried-Channel PMOSFETs in 4-Gbit DRAMS an					
Lab.	RR	C. Chao et al., "Low Resistance Ti or Co Salicided Raised Sol Technologies Transistors," IEDM-97-103, @1997 IEEE, pp. 5.3		or Sub-0.13 µm CMOS			
	SR						
<u></u>	TR		<u> </u>				L
Examir		W/M X	Date Con	10 01011-	P		_
	/INER: conforman	Initial if citation considered, whether or not citation is in ce and not considered. Include copy of this form with ne			ine through	ı cıtation il	1

PAT-1449 12/98